#### **Kernel Benchmarks and Metrics for Polymorphous Computer Architectures**

James Lebak Hank Hoffmann Janice McMahon MIT Lincoln Laboratory

Polymorphous computer architectures (PCA) are new computer architectures being developed under a DARPA/IPTO program to support mission agility for future high performance DoD embedded applications. These new architectures will have the ability to "morph" into different modes of execution with the goal of delivering uniform, high performance across a large variety of different processing types and workload compositions. Examples of these architectures include the MIT RAW machine [5], the Stanford Smart memories project [3], and the University of Texas TRIPS machine [4].

To evaluate the applicability of PCA to next generation ISR (intelligence, surveillance, reconnaissance) applications, MIT Lincoln Laboratory has developed example applications and kernel benchmarks that span the space of embedded ISR application requirements. Matlab code for an example ISR application, with elements of feature-aided tracking [6], is being analyzed by teams developing PCA architectures. In addition, seven kernel benchmarks that represent important pieces of this application have been defined. These seven kernels are FIR filter, singular value decomposition, constant false-alarm rate (CFAR) detection, corner turn, pattern matching, graph optimization via genetic algorithm, and database search.

An important first step in evaluating PCA architectures is the implementation of these kernel benchmarks on processors used in modern embedded applications. This implementation provides a baseline for future comparisons. MIT/LL has implemented these seven kernels on the PowerPC G4 processor. The results show that the throughput varies considerably from kernel to kernel. This variation in performance is reflected in a metric known as *stability*. Defined by Kuck [2], stability is the ratio of the minimum to the maximum throughput for a particular set of problems. A chief benefit of PCA architectures is expected to be their stable performance across a range of kernels and data sizes.


Hoffman [1] has implemented convolution and many other kernels on the RAW simulator using scalable systolic algorithms. Hoffmann's throughput results for real convolution on a simulated 250 MHz RAW are shown in Figure 1 and compared with a similar kernel on a 500 MHz G4. Both machines have a peak throughput rated at 4 Gflops/sec. Clearly, the simulation results show that RAW has the potential to perform much better than the G4 on this kernel.

In this talk, we present and analyze performance results for several PCA kernels on the MIT RAW simulator and on a RAW test board. We compare these with the baseline performance results obtained on the PowerPC G4 in terms of throughput, stability, efficiency and power efficiency.

maintaining the data needed, and of including suggestions for reducing	llection of information is estimated to completing and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding ar OMB control number.	ion of information. Send comments arters Services, Directorate for Information	regarding this burden estimate of mation Operations and Reports	or any other aspect of th , 1215 Jefferson Davis l	is collection of information, Highway, Suite 1204, Arlington	
1. REPORT DATE 20 AUG 2004		2. REPORT TYPE N/A		3. DATES COVERED		
4. TITLE AND SUBTITLE				5a. CONTRACT NUMBER		
Kernel Benchmarks and Metrics for Polymorphous Computer Architectures				5b. GRANT NUMBER		
Architetures				5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S)				5d. PROJECT NUMBER		
				5e. TASK NUMBER		
				5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES)  MIT Lincoln Laboratory				8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)		
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT <b>ic release, distributi</b>	on unlimited				
	OTES 94, HPEC-6-Vol 1 E o (7th)., The original	· · · · · · · · · · · · · · · · · · ·	O	e Embedded	Computing	
14. ABSTRACT						
15. SUBJECT TERMS						
16. SECURITY CLASSIFIC	17. LIMITATION OF	18. NUMBER	19a. NAME OF			
a. REPORT <b>unclassified</b>	b. ABSTRACT <b>unclassified</b>	c. THIS PAGE <b>unclassified</b>	- ABSTRACT UU	OF PAGES 28	RESPONSIBLE PERSON	

**Report Documentation Page** 

Form Approved OMB No. 0704-0188



#### References:

- 1. Henry Hoffmann, Volker Strumpen, and Anant Agarwal. Stream Algorithms and Architectures. Technical memo MIT-LCS-TM-636, MIT Laboratory for Computer Science, Cambridge, MA, March 2003.
- 2. David J. Kuck. *High Performance Computing: Challenges for Future Systems*. New York: Oxford University Press, 1996.
- 3. Ken Mai, Tim Paaske, Nuwan Jayasena, Ron Ho, William J. Dally, and Mark Horowitz. Smart Memories: A Modular Reconfigurable Architecture. In *28th Annual International Symposium on Computer Architecture*, pages 161–171, June 2000.
- 4. Ramdass Nagarajan, Karthikeyan Sankaralingam, Doug C. Burger, and Steve W. Keckler. A Design Space Evaluation of Grid Processor Architectures. In *34th Annual International Symposium on Microarchitecture*, pages 40–51, December 2001.
- 5. Michael B. Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffmann, Paul Johnson, Jae-Wook Lee, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matt Frank, Saman Amarasinghe, and Anant Agarwal. The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. *IEEE Micro*, 22(2):25–36, March/April 2002.
- 6. Duy H. Nguyen, John H. Kay, Bradley J. Orchard, and Robert H. Whiting. Classification and Tracking of Moving Ground Vehicles. *Lincoln Laboratory Journal*, 13(2):275–308, 2002.





# Kernel Benchmarks and Metrics for Polymorphous Computer Architectures


Hank Hoffmann
James Lebak (Presenter)
Janice McMahon
MIT Lincoln Laboratory

Seventh Annual High-Performance Embedded Computing Workshop (HPEC)

24 September 2003

This work is sponsored by the Defense Advanced Research Projects Agency under Air Force Contract F19628-00-C-0002. Opinions, interpretations, conclusions, and recommendations are those of the authors and are not necessarily endorsed by the United States Government.

# Future Warfighting Scenarios Examples





## **Polymorphous Computing**




#### Stream processing

- Regular, deterministic operations
- Constant flow of input data

#### Threaded processing

- Complex operations
- Dynamic data movement




**'morph** \'mor-()f\ n : re-structuring of tiles for optimized processing **'morph** \'mor-()f\ vt : to re-structure tiles for optimized processing



# **Architectural Flexibility**



#### Radar Processing Flow





## **Outline**



Introduction



- Kernel Benchmarks and Metrics
- Programming PCA Architectures
- Case Study: SVD Kernel
- Conclusions



# Kernel Synthesis from Application Survey



### **Specific Application Areas**

Sonar **Infrared Hyper-Spectral SIGINT** Communication **Data Fusion** Radar "Front-end Processing" "Back-end Processing" **Broad Processing** Data independent, stream-oriented Data dependent, thread oriented Signal processing, image Information processing, processing, high-speed network knowledge processing communication **Examples: Examples:**  workload optimization pulse compression target classification adaptive beamforming target detection Specific Kernels Signal/Image Processing Communication Information/Knowledge Processing FIR Filter Corner Turn Graph Optimization • SVD Pattern Recognition CFAR Detection Real-time Database Operations

#### MIT-LL Surveyed DoD Applications to Provide:

- Kernel Benchmark Definitions
- Example Requirements and Data Sets



### **Kernel Performance Evaluation**



#### **Kernel Benchmarks**

#### Signal/Image Processing

- FIR Filter
- SVD
- CFAR Detection

#### Communication

Corner Turn

# Information/Knowledge Processing

- Graph Optimization
- Pattern Recognition
- Real-time Database Operations

#### **Performance Metrics**

- Floating point and integer ops
- Latency
- Throughput
- Efficiency
- Stability -
- Density and cost
  - -Size
  - -Weight
  - -Power

#### **Definitions**


Workload (FLOPS or OPS)
Execution time (seconds)

Throughput
Hardware Peak


MIN(Throughput)
MAX(Throughput)




PowerPC(G4)




**RAW** 



**Smart Memory** 



TRIPS




**MONARCH** 




## **Throughput-Stability Product**



**A New Kernel Metric** 



MAX<sub>1</sub>(Throughput)



## Throughput x Stability

- rewards consistent high performance
- penalizes lack of performance or lack of consistency

For a given application, PCA processors should achieve higher product of throughput and stability than conventional processors

**MIT Lincoln Laboratory** 



## **Outline**



- Introduction
- Kernel Benchmarks and Metrics



- Programming PCA Architectures
- Case Study: SVD Kernel
- Conclusions




# High Performance Programming: Conventional vs. PCA Processors







#### Raw



#### **Characteristics:**

- Rigid memory hierarchy
- Rigid datapath
- Specialized Structures

#### **<u>High Performance Programming:</u>**

- Change algorithm to match memory hierarchy
- One degree of freedom
- Can only work with blocking factor

#### **Characteristics:**

- Flexible memory hierarchy
- Flexible datapath(s)
- Generic Structures

#### **High Performance Programming:**


- Co-optimize algorithm and architecture
- Many degrees of freedom
- Optimize time/space tradeoff

PCA provides more degrees of freedom, and thus greater flexibility (morphability) and greater performance over a range of applications



# Kernel Benchmarks and the PowerPC G4






- Two predictors of kernel performance:
  - Programmer's maximization of data reuse and locality (blocking factor)
  - Memory hierarchy of G4
- Blocking factor determines max achieved performance
- Memory hierarchy determines shape of performance curve
- Want to maximize blocking factor to limit memory hierarchy bottleneck



# FIR Filter (G4)





PowerPC G4 (Mercury)

- 500 MHz
- Peak: 4 GFLOPS/sec

Mean Efficiency: 29%

\*Implemented with VSIPL Real FIR Filter


#### **Caches are performance bottlenecks**

- Performance curve changes when cache is full
- Product metric penalizes G4 for performance drop at cache boundaries



# Baseline Performance Measurements: Throughput and Stability





PowerPC G4 (Mercury)

- 500 MHz
- •32 KB L1
- 2 MB L2
- Peak: 4 GFLOPS/sec

**Data Set Stability:** 

Ratio of minimum to maximum over all data set sizes for a particular kernel

**Overall Stability:** 


Ratio of minimum to maximum over all floating-point kernels&all data set sizes



R

## Stream Algorithms for Tiled **Architectures**





P(R) inner tiles perform computation systolically using registers and static network

Time **Space Stream Algorithm Efficiency:** E(N,R) =where T(N,R)\*(P(R) + M(R))N = problem sizeR = edge length of tile arrayC(N) = number of operations T(N,R) = number of time stepsP(R) + M(R) = total number of processorslim E(?,R) = 1**Compute Efficiency Condition:** where ? = N/R

Stream algorithms achieve high efficiency by optimizing time space tradeoff – tailoring memory hierarchy and datapaths to specific needs of application

allocated to

management


memory



### **Time Domain Convolution on RAW**



Each row performs a number of K tap filters




Stream algorithms achieve high performance by removing memory access bottleneck from computational critical path



# FIR Filter (RAW)





Raw implements the appropriate memory hierarchy for the problem Raw's Throughput x Stability score stays high



## **Outline**



- Introduction
- Kernel Benchmarks and Metrics
- Programming PCA Architectures




- Case Study: SVD Kernel
- Conclusions



# Singular Value Decomposition (SVD)






- **N** Columns
  - SVD is becoming more widely used in signal and image processing
    - Important for spectral analysis
    - Can also be used for adaptive beamforming, especially for illconditioned problems
  - SVD kernel implementation is a Reduced SVD that begins with a QR factorization if M > N
    - Uses Modified Gram-Schmidt QR factorization
    - Many possible optimizations, especially block factorization



# SVD Results (G4)





- PowerPC G4 (Mercury)
- 500 MHz
- Peak: 4 GFLOPS/sec


Mean Efficiency: 16%

- Begins with MGS QR factorization (needs A+R)
- L1 cache drives inner loop performance
  - 1: A+R fills L1 cache
  - 2: One column of A is half of L1 cache



# Modified Gram-Schmidt QR Results (G4)





#### PowerPC G4 (Mercury)

- 500 MHz
- Peak: 4 GFLOPS/sec

Mean Efficiency: 12%


- Modified Gram-Schmidt QR factorization of a 16column complex matrix
- MGS is about 60% of SVD time
- L1 cache drives inner loop performance
  - 1: A+R fills L1 cache
  - 2: One column of A is half of L1 cache

MIT Lincoln Laboratory



### **SVD for RAW Architecture**





**Memory Tiles** 

- **Use 2D systolic morph** 
  - maximizes time/space efficiency
  - uses architecture in a scalable way
- Uses efficient QR/LQ approach to get to banded form
  - Fast Givens approach for QR/LQ
  - Decoupled algorithm with good parallelism
- Banded form matches array dimension of systolic morph
  - provides high locality for reduction to bidiagonal form


Raw implementation seeks to efficiently match the many possible algorithms to the many possible architectural configurations



# RAW and G4 Results: Fast Givens QR Factorization



### The QR is a key sub-kernel of the SVD




The QR performance demonstrates the benefit of the PCA approach on matrix algebra operations



## **Lincoln Laboratory PCA Testbed**







## **Outline**



- Introduction
- Kernel Benchmarks and Metrics
- Programming PCA Architectures
- Case Study: SVD Kernel



Conclusions



### **Conclusions**



- MIT Lincoln Laboratory has defined kernel benchmarks for the PCA program
  - Multiple categories of processing
  - Based on DoD application needs
- Establishing a performance baseline on conventional architectures
  - Performance is limited by the blocking factor and by the memory hierarchy
  - Example: CFAR low ops/byte, 3% efficiency: FIR high ops/byte, 29% efficiency
- PCA processors allow opportunities for high performance
  - Performance achieved through co-optimization of the algorithm and the architecture
  - Example: unusual SVD algorithm leads to high performance on Raw
  - The greater degree of freedom allows greater optimization across a variety of problem domains



# MIT Lincoln Laboratory PCA Team



**Hector Chan Bill Coate** Jim Daly **Ryan Haney** Hank Hoffmann **Preston Jackson** James Lebak Janice McMahon **Eddie Rutledge** Glenn Schrader **Edmund Wong**